CIGS solar cells in many cases show a failure of light/dark superposition of their currentvoltage (J-V) curves. Such failure generally becomes more pronounced at lower temperatures. J-V measurements under red light may also show an additional distortion, known historically as the "red kink". The proposed explanation is that a secondary barrier results from the conduction band offset between CIGS and the commonly employed CdS window layer. This barrier produces a second diode with the same polarity and in series with the primary photodiode. The secondary-diode barrier height is modified by photoinduced changes of trap occupancy in the CdS layer, hence creating a voltage shift between dark and light conditions. Numerical modeling of the proposed explanation, including a band offset consistent with experimental and theoretical values, gives a very good fit to measured light and dark J-V curves over a wide temperature range. It also predicts the observed difference between illuminated J-V curves with photon energy above the CdS band gap, and those with sub-band-gap illumination.
INTRODUCTION
A commonly observed feature in CuIn 1-x Ga x Se 2 (CIGS) solar cells is the lack of superposition between light and dark current-voltage data. While the basic theory of solar cells predicts the current density shift J L should be a constant for all voltages, CIGS solar cells often show deviations from this ideal behavior. Using numerical simulation, it will be shown that this effect can be explained assuming conduction band offsets at the ZnO-CdS and CdS-CIGS interfaces. Good agreement with experimental data has been produced.
In practice, band offsets depend strongly on the deposition technique and are neither reproducible nor predictable if the structure or process is changed. A good overview on the status on band offsets in CdS/CIS structures can be found in a publication from Wei and Zunger [1] . In their work, the conduction band offset for the CdS/CIS interface is found to be about +0.3 eV (positive sign means conduction band is higher on larger band-gap side) based on theoretical calculations, which contradicts the negative offset of -0.28 eV, based on the electron affinities of CdS and CIS. Experimental investigations of the CdS/CIS interface by Schmid et al. [2] confirmed the positive offset of approximately +0.3 eV. The CIGS typically used, 20% indium replaced by gallium, should not alter these numbers significantly. The effects of band offsets on short circuit current density, open circuit voltage and efficiency have been studied with numerical simulations [3, 4] . Both studies came to the conclusion that band offsets up to 0.4 eV allow good device performance, whereas for higher offsets fill factors are severely reduced.
EXPERIMENTAL
The characterization performed at Colorado State University on samples supplied by the Institute of Energy Conversion (IEC), University of Delaware, included measurements of current voltage (J-V), quantum efficiency (QE), capacitance-frequency, and capacitance-voltage (C-V). (Figure 1) show a strong crossover of the light and dark curves. Other cells made at the same time had similar J-V curves. J-V measurements taken over a range of temperatures revealed a voltage progression of the dark curves of -3.3 mV/K whereas V oc progressed at a typical rate of -1.9 mV/K. The voltage progression for the dark curves was evaluated at a current density equal to the short circuit current density J sc . According to the C-V measurements, taken at 100 kHz, the carrier density in the CIGS absorber is ~2 x 10 16 cm -3 . QE data suggests a band gap of about 1.12 eV. For wavelengths below 500 nm, the absorption in the CdS layer reduces the spectral response considerably. From the J-V data a series resistance of 0.5 ± 0.1 Ω-cm 2 was extracted. Diode quality factors for this device varied from 2.0 at 238 K to 1.6 at 298 K; the "AkT" product remained approximately constant at 41±1 meV suggesting that diode current transport may be due to spatial hopping (tunneling) between trapping states [5] . 
J-V results

MODELING
The numerical simulations for this work used the AMPS software in the density of states mode. A detailed description of input parameters and the solution techniques can be found in the AMPS manual [6] . All calculations are based on a three-layer structure of ZnO/CdS/CIGS. No ordered defect compound or other kind of interfacial layer was used and would not in any case have more than minor impact on the results.
Recombination current and trap occupancy are calculated using the Shockley-Read-Hall (SRH) formalism. In the SRH formalism there are four transitions allowed [7] and two of these transitions are capture processes whose probabilities need to be explicitly defined in terms of capture cross sections. A transition of a carrier into a trap state should be more likely if the trap is ionized and the carrier is coulomb attracted to it, resulting in a large cross section. The transition into a neutral trap should have a smaller cross section. The attractive cross-section was assigned using equation (1) [5]. The neutral cross-section is chosen as 10 -17 cm 2 , which is two orders of magnitude below the geometrical value of about 10 -15 cm 2 . The lower value means that carriers are allowed to get B5.20. 2 close to neutral trap-state without being automatically captured. The band offset at the CdS-CIGS interface for the best fit to the data in Figure 1 is 0.4 eV, 0.1 eV above the measured and calculated value [1, 2] . The carrier density in the CdS is chosen fairly low and two orders of magnitude below the defect density. The defect density was determined by fitting the loss in the quantum efficiency below 520 nm. The shallow-donor density in the CdS is increased to compensate for the trapping of electrons in the acceptor-like states at thermodynamic equilibrium. The simulation parameters used are given in Table I . Current-voltage curves: Figure 2 shows the experimental data and the calculated J-V output for temperatures 238 K, 268 K, and 298 K. The fits show the correct temperature progression in the light and dark. Fits in the dark are good; the fill factor in the light is slightly high. A comparison of J sc , V oc , ff, and the temperature progressions is given in Table II . Band Model: Figure 3 shows the calculated conduction band for the best-fit case at room temperature with and without illumination and at 0 V and at 0.6 V forward bias. The conduction band offset generates a barrier located at the CdS-CIGS interface. The low carrier density B5.20. 3 assigned to the CdS (Table I) leads to a strong depletion of the CdS layer in thermodynamic equilibrium: n ~ 5x10 11 cm -3 in mid layer. Under illumination the carrier density in the CdS is greatly enhanced: n ~ 2x10 14 cm -3 at the same location. 
Operation in the dark:
Since there are no holes present that could be trapped into the defect states (mid-gap) essentially all of the deep CdS acceptor states are ionized in the dark. The band offsets generate a barrier that acts like a secondary diode with the same polarity as the main diode. At V = 0.6 V, the barrier blocks normal current flow, and thermal excitation over the barrier is necessary for conduction. If tunneling through the barrier reduces its effective height, a slightly higher barrier parameter would be needed.
Under illumination: The increased hole density leads to significant trapping of holes into the acceptor-like defect states, generating space charge that results in bending of the bands to a degree where the barrier is reduced and does not greatly distort the J-V light characteristics. The bulk of the photons is absorbed in the CIGS close to the junction where the strong band bending creates a potential well. Electrons accumulate in this well and overcome the barrier or recombine at the interface. If the barrier is larger than shown it can block the current flow in the light as well, and those curves would also be distorted. At lower temperatures, the band diagram does not change appreciably, but the reduced thermal energy of the electrons makes it increasingly difficult for the electrons to overcome the barrier in forward bias; therefore, the shift to higher voltages in the dark is enhanced.
Variation in Illumination Intensity
The previous discussion showed that the reduction of the barrier depends crucially on the photon absorption in the CdS layer. Figure 4a shows the modeling results for light intensities of 100%, 10%, 1%, and 0% of AM1.5. In comparison, experimental data is shown in Figure 4b . The qualitative trend is similar, but the low level illuminations, 11.5% and 3.5%, show a somewhat irregular reduction in fill factor, which is not accounted for in the model. In Figure 5b the band offset was increased to 0.5 eV, which produced the characteristic "red kink" behavior. Several publications [9] [10] [11] [12] relate this observed effect to deep level acceptor states, which are present in the CdS or at the CdS-CIGS interface. Reference [9] and [11] see the necessary barrier being generated by the acceptor states themselves; a similar model has been proposed [12] to explain non-superposition in CdTe based solar cells with CdS windows layers. Reference [10] agrees with the currently proposed model of the barrier being generated by conduction band offsets and photogeneration in the CdS.
CONCLUSIONS
It was possible to successfully model an experimental device using a simple three-layer structure of ZnO/CdS/CIGS. The observed non-superposition was explained by introducing band offsets of reasonable magnitude and a high density of compensated acceptor-like defects in the CdS. The model was confirmed by comparing calculations and measurements with variations in illumination intensity and wavelength. Further investigation showed that a slight increase in the band offset would lead to the occasionally observed red-kink effect. 
